Особенности децимации сигнала в системах многоскоростной цифровой обработки сигнала

Abstract

The theoretical aspects of the problem of designing a multi-stage filter structure-a decimator that lowers the sampling rate by a given number of times with minimal computational costs, taking into account the limitations on the accuracy of reproducing the desired frequency characteristics and allocated hardware resources are considered.